As Ethernet speeds move from 100G to 400G and 800G, increasing the data rate of each transmission lane becomes essential. Traditional NRZ signaling has limitations when pushing more data through the same electrical and optical bandwidth. PAM4 addresses this challenge by encoding two bits into each signal symbol, allowing a higher bit rate without requiring the symbol rate to increase proportionally.
Today, PAM4 is a fundamental modulation technology in high-speed optical transceivers, including many 400G and 800G solutions. Its higher data density also introduces more demanding requirements for signal quality, receiver sensitivity, digital signal processing, and forward error correction.
1. What Is PAM4 Signaling?
PAM4 stands for 4-Level Pulse Amplitude Modulation. It is a multi-level signaling method that uses four distinct amplitude levels to represent digital information.
Unlike traditional NRZ signaling, which uses two signal levels to represent one bit per symbol, PAM4 uses four levels. Each level represents a unique two-bit combination.
The four amplitude levels allow a transmitter to encode two bits during each symbol interval. A receiver measures the incoming signal amplitude and determines which of the four levels was transmitted.
This is the main reason PAM4 can deliver twice the bit rate of NRZ at the same symbol rate.
2. How Does PAM4 Work?
A PAM4 transmitter converts a binary data stream into a sequence of four possible signal amplitudes. The receiver then distinguishes these amplitude levels and converts them back into binary data.
Four amplitude levels and three decision thresholds
NRZ has two possible signal levels and one decision threshold. PAM4 has four signal levels and three decision thresholds. The receiver must distinguish between adjacent levels, not simply identify whether a signal is high or low.
In a simplified PAM4 signal, the four levels can represent the bit combinations 00, 01, 10, and 11. Practical implementations commonly use Gray coding so that adjacent amplitude levels differ by only one bit, reducing the number of bit errors associated with certain adjacent-level decision mistakes.
NRZ and PAM4 signal structure
NRZ: Two signal levels
Each symbol carries one bit. The receiver distinguishes between two amplitude states.
PAM4: Four signal levels
Each symbol carries two bits. The receiver must distinguish between four amplitude states.
In an eye diagram, NRZ produces one eye opening, while PAM4 produces three vertically stacked eye openings. The smaller vertical separation between PAM4 levels means the signal has less noise margin.
3. PAM4 vs. NRZ: Key Technical Differences
The main difference is the amount of information carried by each symbol. PAM4 increases data density without requiring the symbol rate to double, but it places greater demands on the transmission channel and receiver.
| Parameter | NRZ | PAM4 |
|---|---|---|
| Signal levels | 2 | 4 |
| Bits per symbol | 1 | 2 |
| Eye openings | 1 | 3 |
| Data rate at the same baud rate | Baseline | Approximately 2× |
| Amplitude margin | Larger | Smaller |
| Noise sensitivity | Lower | Higher |
| Signal processing | Relatively simple | More complex |
| Typical high-speed applications | Legacy and lower-rate links | Many 50G, 100G-per-lane and higher-rate links |
Why PAM4 improves bandwidth efficiency
Consider a channel operating at 26.5625 GBd. With NRZ, each symbol carries one bit, resulting in approximately 26.5625 Gb/s. With PAM4, each symbol carries two bits, resulting in approximately 53.125 Gb/s.
| Modulation | Symbol rate | Bits per symbol | Nominal bit rate |
|---|---|---|---|
| NRZ | 26.5625 GBd | 1 | 26.5625 Gb/s |
| PAM4 | 26.5625 GBd | 2 | 53.125 Gb/s |
| NRZ | 53.125 GBd | 1 | 53.125 Gb/s |
| PAM4 | 53.125 GBd | 2 | 106.25 Gb/s |
These are nominal lane-rate calculations. Ethernet interface rates, coding, and framing overhead must also be considered when relating lane signaling rates to the advertised aggregate port rate.
4. Why Is PAM4 Used in 400G Transceivers?
400G Ethernet requires significantly more bandwidth than earlier 100G and 200G interfaces. Increasing the number of lanes is one way to scale capacity, but it also increases the complexity of host interfaces, module connections, and fiber infrastructure.
PAM4 allows each lane to carry more information, helping 400G optical systems achieve higher aggregate bandwidth within practical electrical and optical channel constraints.
Common 400G lane architectures
| Architecture | Lane configuration | Modulation and nominal lane rate | Typical application context |
|---|---|---|---|
| 400G 8-lane architecture | 8 × 50G | PAM4, approximately 26.5625 GBd per lane | Earlier 400G electrical and optical lane implementations |
| 400G 4-lane architecture | 4 × 100G | PAM4, approximately 53.125 GBd per lane | Higher-rate optical lanes and 400G interfaces |
The exact lane arrangement depends on the transceiver standard and whether the interface is electrical, optical, or uses an internal gearbox. A 400G module should therefore be evaluated by its specific interface specification rather than by its aggregate data rate alone.
Examples of 400G optical applications
400G DR4: Uses four parallel optical lanes over single-mode fiber.
400G FR4: Uses four optical wavelength channels multiplexed onto a duplex single-mode fiber connection.
400G SR8: Uses multiple parallel optical lanes over multimode fiber.
400G LR4: Uses four wavelength channels for longer-reach single-mode transmission.
These optical interfaces use different fiber arrangements, wavelengths, and reach specifications. PAM4 describes the modulation format; it does not determine the connector type, fiber count, or transmission distance by itself.
5. Why Is PAM4 Essential for 800G Transceivers?
800G doubles the aggregate bandwidth of 400G. Maintaining practical lane counts and module designs requires higher data rates per lane, making PAM4 a key technology in current 800G optical architectures.
A common 800G architecture uses eight 100G optical lanes. Each lane operates at approximately 106.25 Gb/s using PAM4 at approximately 53.125 GBd.
8 lanes × 106.25 Gb/s per lane = 850 Gb/s nominal aggregate lane signaling rate.
The advertised 800G Ethernet rate and the nominal lane signaling total are not identical because the physical interface includes coding and overhead.
Common 800G transceiver formats
800G OSFP: A high-density module form factor used in high-speed switching and AI data center networks.
800G QSFP-DD: A double-density module form factor designed for high-bandwidth network platforms.
800G SR8: A parallel multimode optical architecture for short-reach connections.
800G DR8: A parallel single-mode architecture using multiple optical lanes.
800G 2×FR4: Uses two groups of four wavelength channels for optical transmission.
Although these formats can share the same aggregate Ethernet rate, their optical lane arrangements, fiber interfaces, and reach capabilities differ. The relevant module datasheet and host-platform specifications determine whether a particular connection is supported.
6. The Main Challenges of PAM4 Transmission
PAM4 increases the amount of data carried by each symbol, but the four-level signal is more sensitive to channel imperfections. Maintaining reliable transmission requires careful design across the transmitter, electrical path, optical components, and receiver.
Signal-to-noise ratio
Four amplitude levels occupy the available signal range. The separation between adjacent levels is smaller than the separation in a two-level NRZ signal, reducing the available noise margin.
Jitter and timing accuracy
Timing variations can cause the receiver to sample a signal at the wrong point in the symbol interval. High-speed PAM4 links require careful clock and timing control.
Channel loss and distortion
PCB traces, connectors, cables, and other electrical interconnects can introduce insertion loss, reflections, and inter-symbol interference that affect signal quality.
Receiver complexity
The receiver must distinguish four amplitude levels reliably. Equalization, clock recovery, and digital signal processing help compensate for channel impairments.
Why FEC is important
Forward Error Correction (FEC) adds redundant information to transmitted data so that the receiving system can detect and correct certain transmission errors.
Because PAM4 has smaller amplitude margins than NRZ, high-speed PAM4 links commonly rely on FEC to achieve the required error performance. The specific FEC type and configuration depend on the Ethernet standard and equipment implementation.
Both ends of a link must use compatible FEC settings. An incorrect configuration can prevent the link from establishing or cause unacceptable error performance.
7. PAM4 in Optical Transceivers: Electrical and Optical Signal Paths
In a modern optical transceiver, PAM4 may be used on the host electrical interface, the optical transmission interface, or both, depending on the module architecture.
The host switch ASIC sends high-speed electrical signals to the transceiver. Inside the module, driver circuits and optical components convert the electrical data into optical signals. At the receiving end, photodetectors and receiver electronics recover the incoming signal.
Switch ASIC → Electrical PAM4 interface → Transceiver DSP / driver → Optical transmitter → Fiber link → Photodetector / receiver → DSP / host electrical interface
The actual signal-processing arrangement varies by module design. Some modules use a DSP, while other architectures use different retiming or linear-drive approaches.
Why module design matters
DSP and equalization: Help compensate for channel loss and signal distortion.
Laser and modulator performance: Affect optical signal quality, linearity, and output characteristics.
Photodetector and TIA: Convert received optical signals into electrical signals for processing.
Thermal management: Helps maintain stable operation under high-speed and high-power conditions.
Host compatibility: Requires matching electrical interfaces, supported lane rates, and FEC configurations.
8. How PAM4 Influences DAC, AEC, and AOC Selection
PAM4 is relevant not only to optical transceivers but also to high-speed electrical interconnects used in switches, servers, and AI infrastructure. DAC, AEC, and AOC solutions must support the signaling rate and electrical or optical interface required by the connected equipment.
| Interconnect type | Signal transmission medium | Key selection considerations |
|---|---|---|
| DAC | Electrical signals over copper conductors | Supported data rate, cable length, insertion loss, host compatibility, and signal integrity |
| AEC | Electrical signals over copper with active signal conditioning | Retiming or signal conditioning architecture, power, latency, and compatibility |
| AOC | Optical signals over integrated fiber cable | Optical lane configuration, reach, connector type, power, and endpoint compatibility |
C-LIGHT 400G and 800G Interconnect Solutions
For high-bandwidth switching and data center connections, C-LIGHT provides high-speed DAC, AOC, and AEC product options for different port configurations and connection distances.
400G DAC Cables – Direct electrical interconnect options for supported 400G equipment.
400G AOC Cables – Optical cable assemblies for supported 400G connections.
800G DAC Cables – High-speed copper interconnect solutions for supported 800G platforms.
800G AOC Cables – Active optical cable options for high-bandwidth connections.
800G AEC Cables – Active electrical cable options for compatible high-speed interfaces.
Product selection should be based on the exact switch or server model, port type, lane mapping, supported signaling rate, cable length, and system configuration. PAM4 support alone does not establish compatibility.
9. What Should Engineers Check When Deploying PAM4 Links?
Successful PAM4 deployment depends on more than the nominal bandwidth. Engineers should verify the complete physical and logical interface between both endpoints.
Lane rate: Confirm whether the interface uses 50G, 100G, or another supported rate per lane.
Modulation format: Verify that both endpoints support the required PAM4 signaling mode.
FEC configuration: Confirm compatible FEC settings at both ends.
Optical specifications: Check wavelength, transmit power, receiver sensitivity, and optical power budget.
Fiber and connector: Confirm single-mode or multimode fiber, fiber count, polarity, and connector type.
Electrical channel: For DAC and AEC connections, verify cable length, host interface, and signal integrity requirements.
Thermal conditions: Check module temperature, power consumption, and airflow requirements.
Diagnostics: Monitor DDM values, optical power, module temperature, alarms, and error counters where supported.
10. Conclusion
PAM4 is a major enabling technology for modern 400G and 800G optical communication. By encoding two bits per symbol through four amplitude levels, it doubles the data capacity per symbol compared with NRZ and helps increase lane bandwidth without a proportional increase in baud rate.
However, its higher data density comes with tighter signal margins and greater sensitivity to noise, jitter, and channel distortion. Reliable PAM4 transmission therefore depends on the complete system, including transmitter and receiver design, DSP, FEC, cabling, optical components, and host-platform compatibility.
As data center networks continue moving toward 800G and 1.6T infrastructure, PAM4 will remain an important part of high-speed interconnect development.
Contact C-LIGHT for product information, technical support, and connectivity options for your network platform.
Contact C-LIGHT
TEL:+86 132 6656 7067




















































>
>
>
>
>
>
>
>